Recently LED lighting apparatus are becoming more popular and well received by users. An offline LED apparatus needs to have electrolytic capacitors inside to supply LEDs with a regulated DC voltage. Although LEDs are characterized by longevity, the shorter lifetime of the constituent electrolytic capacitors limit the lifetime of the LED lighting apparatus. That means that actual LED lifetime is being wasted, consequently wasting the manufacturing cost. This paper proposes a new LED drive circuit topology, which does not need any electrolytic capacitors and shows the simulation results of the circuit. Also described are simulation results of its efficiency, the power factor, and EMC characteristics without any reactance at the line interface. From the simulation results, it is shown that the circuit topology has the potential for practical use.
Introduction
Lighting apparatus that use light emitting diodes (LEDs) have spread rapidly since the 2010s and have now become a popular choice among lighting fixtures in recent years (1) . Because LEDs are constant-voltage elements, a direct electric current is necessary which then calls for a rectifier and a smoothing circuit. The life-span of the electrolytic capacitors used in smoothing circuits less than that of LEDs, thus the life-span of the LED light fixture is governed by the electrolytic capacitor. To resolve the issue of electrolytic capacitors limiting device life-spans, an offline LED power source with PFC circuit action has been proposed; however, the complexity of the circuit format and the subsequently increased loss of the switching elements and the reactor's internal resistance are problematic (2) . Several methods involve omitting electrolytic capacitor and changing the number of series connections in response to changes in the power source's voltage, as LEDs are constant voltage elements (3) - (8) . These methods show relatively favorable values for power factor and efficiency. However, complete omission of an electrolytic capacitor was not possible because the methods use an enhancement-mode FET to control the transistor which controls the LED current. This necessitates a gate-drive power source which needs an electrolytic capacitor (9) (10) . This proposal simplified the circuit by using a depletion-mode FET and employing a low-power comparator IC to remove gate-drive power source and control power source. The proposed circuit's operation was confirmed via simulation in which it demonstrated satisfactory efficiency. Compliance to an harmonic and electromaga) Correspondence to: Kenji Yamamoto. E-mail: yamamoto.kenji @sist.ac.jp * Graduate School, Shizuoka Institute of Science and Technology 2200-2, Toyosawa, Fukuroi, Shizuoka 437-8555, Japan * * Jalan Korban, Singapore netic interference standard was demonstrated by adding a current limit circuit and modulating the voltage reference circuit which determines the activation timing for the dual LED string configuration. This was confirmed via simulation in which it fulfilled conducted emission requirements. Figure 1 shows the basis structure for the conceptual circuit. The bridge rectifier conducts full wave rectification of the commercial power source voltage v line and receives the full-wave rectifier voltage v rect and supplies this to the LED Fig. 1 . Conceptual circuit diagram of the proposed LED switching lighting system string and the control circuit. Rs is the current-limiting resistor which restricts the current influx to the LED string.
Proposed Circuit Concept

Basic Structure of the Conceptual Circuit
The LEDs m inside of the series circuit and the set of switches connected to both of their ends sw k (k = 1 ∼ n) are referred here as cells. N is the number of cells. LEDs l (D bk , k = 1 ∼ l) are connected in the lower portion of the LED string. These LEDs are called the base LEDs.
The control circuit constitutes a series LED circuit that enables an appropriate LED current (I LED ) to be received in response to the instantaneous value of v rect . The control circuit does this by handling the switches, comparing the reference voltage v ref , which is produced by the bandgap reference and the full-wave rectifier voltage v rect , and short circuits the appropriate number of LEDs from the LED string.
The voltage produced in any of the anode terminals of D bk is used as the control circuit and bandgap reference power source v DD . Figure 2 shows the ideal operation wave for each part of 
Practical Example of Circuit
The circuit used in the simulation is shown in is omitted in this example, because when every shunt FET is conducted, the drain-source resistance remains.
The power sources for the bandgap reference circuit and the comparator for every cell is the voltage drop v DD of the final (2) base LEDs connected to the grounded side of the cell, as explained before. Power is not supplied when v rect is lower than the voltage drop of these LEDs because this voltage is not smoothed. The FETs that short circuit the LEDs use a n-type depletion FET; when power is not supplied, the LED strings in all cells are shorted. The line impedance stabilization network (LISN) connected between the commercial power supply (Line) and the bridge rectifier was inserted for an impedance model for a commercial power supply circuit network.
Cell Circuits
The cell schematic is shown in When the comparator IC detects an appropriate voltage to light the cell LEDs, M2 is cutoff and current flows to D1 and D2 and illuminates them.
Simulation Results
( 1 ) The circuit configuration shown in Figs. 3 and 4 were used in a simulation. The component model used in the simulation is shown in Table 2 . Linear Technology's LTspice XVII(x64) (14) was used for the simulation. Figure 5 shows the waveform of the simulation results. Figure (a) shows the line voltage wave form after the rectifier v rec t which is in Fig. 5 and the anode potentials of the anode potentials of the LEDs in cells C6 and C17 (vcn6 and vcn17, not displayed in Fig. 3 ) ( 2 ) The apparent power, power factor, efficiency and total power consumption from the simulation in Fig. 3 are shown in Table 3 . Efficiency was obtained by P LED /P t ; a ratio of the power consumption of all LEDs P LED to the power consumption of all circuits P t . Table 3 . Simulation results of Fig. 3 
EMC Compliance
EMC Regulations
EMC Regulation The EMC regulations applied to LED lighting apparatus are shown in Table 4 (11) (12) . Harmonic current regulations (JIS C 6100-3-2) stipulate the strength of harmonic currents for power frequency components. Radio interference regulations (CISPR15) are regulations on the superimposed voltage strength on power lines from radio frequencies. An emissions simulation was conducted from these regulatory values.
An LISN (13) , shown in Fig. 7 , is inserted in the circuit that provides electric power to the conceptual circuit. While EM-CCOM is a joining terminal for common potential, the common mode impedance value depends on the packaging design. As such, it was assumed open in the simulation configuration. Common mode noise was not included in the simulation for this reason. For the two resistors (designators R1 and R2), one of the two was made into the input resistor for the Table 4 . Japanese EMC regulations applicable to lighting apparatus Table 5 . Simulation results for Fig. 3 and regulatory limits voltmeter and the other acted as a dummy resistor that maintained the balance of the measurement system. The utility frequency was set to 50 Hz. Table 5 shows the regulation values along with the simulation results for the conceptual circuit's (Fig. 3) EMC regulation values. There is little allowance for the third harmonic when trying to comply with harmonic current regulations. Also, while the regulatory values for fifth, ninth, and the eleventh harmonics onwards are not met, it demonstrated satisfactory results in accordance with radio interference regulations.
EMC Simulation Results of the Conceptual Circuit
Circuit Configuration for EMC Compliance
To address the criteria not met in the simulation results, which were mentioned in the previous paragraph, the following 3 changes were made to the conceptual circuit.
( 1 ) Parallelization of the LED String The cause of the narrow margin of allowance for the third harmonic current regulation value is possibly because the current becomes 0 in the section where the voltage after bridge rectification is lower than the voltage drop of the two. To reduce the third harmonic, the current change on both sides of this section was smoothed by adding a parallel LED string which acts as a continually cut off shunt FETs at cells C1-C5 to the conceptual circuit as shown in Fig. 8 .
( 2 ) Peak Current Limiter To reduce the harmonic current at relatively high frequencies and radio interference, a current limiting circuit ( Fig. 8; M13 , R11, M23, R21) is (Fig. 8) . The noise voltage simulation model is shown in Fig. 9(a) . Figure (b) shows the noise voltage waveform. Noise voltage was further configured so that the peak voltage would be equal to the appropriate voltage needed to light one cell LED. Table 6 shows the results of the simulation in which the EMC measures mentioned in the previous paragraph were performed. The numbers (1), (2), and Table 6 , the results (top portion) for the harmonic current regulation (JIS C 6100-3-2) can be directly compared to Table 5 as they are a carrier ratio. The results (bottom portion) for the radio interference regulation (CISPR15) are absolute levels. As Table 5 shows the results for LED string 1 (Fig. 3) and Table 6 shows the results for LED string 2 (Fig. 8) , a difference of approximately 6 dB needs to be considered.
EMC Simulation Results of the EMC Compliant Circuit
From the results of the (1)+(2)+(3) trial in the same table, it is clear than conducted emission standards can be satisfied with much more allowance, if the three measures are conducted, even in the absence of a reactor in the power line input unit. The wave form of the components in this case is shown in Fig. 10. Figures (a) Table 7 shows the simulation results after application of the EMC measures ((1)+(2)+(3)) for electricity consumption, efficiency, power factor, and instantaneous maximum current.
Efficiency Analysis
Power Consumption Simulation Results
An efficiency of 93% and a power factor of 96% is achieved while supplying a voltage used for an average LED apparatus (∼24 W). Table 8 shows the simulation results for the electric power loss for every component after the EMC measures. The loss in the shunt FET is due to the channel resistance. The loss due to gate resistance is included in the gate drive circuit loss. The loss of the peak current control circuit is the loss in M13, M23, R11, and R21. Figure 11 shows the values of Table 8 in a Pareto chart. The loss of the shunt FETs and the rectifier circuit make up approximately 80% of all losses. Table 7 . Simulation results of power consumption, after improvements Table 8 . Simulation results of losses, after improvements 
Analysis of Loss
Summary
The simulation results demonstrate that the conceptual circuit via the LED switching format can achieve satisfactory efficiency and performance without using an electrolytic capacitor or a non-electrolytic capacitor. This conceptual circuit allows for lighting apparatus to be used for as long as the LED functions unlimited by the limitations of the electrolytic capacitor's lifespan.
In order to satisfy conducted emission regulations, the LED strings are setup in a dual format. Standard values can be satisfied by controlling the voltage range that lights up one LED string, adding noise to the reference voltage, which controls switching, and installing a peak current control circuit. In this case, an LED drive circuit can be made solely with a solid-state semiconductor and a resistor element without the need to insert a reactor element into the power input. This suggests that this conceptual format can produce practical circuits that are long-lasting. Hereafter, the researchers intend to use a prototype in order to further understand issues that may arise upon implementation.
